ZIJ,,Q testing of CMOS ICs is a technique for production quality and reliability improvement, design validation, and failure analysis [1]. The origin and basic concepts of I,,,,,, testing are reviewed. The relationship of testing to other test methods is considered in the context of the whole IC life cycle from design, fabrication, and test through end use. A comprehensive test strategy is described that uses defect classes based on defect electrical properties rather than traditional fault models [2].
Introduction
Continued advances in the design and fabrication of CMOS ICs provide exciting challenges. Figure 1 shows an example of this [3] . The detection and elimination of short and open circuits within and between complex, multiple interconnection layers is an increasing concern. Quiescent power supply current (IilDQ) testing significantly improves the quality and decreases the production cost of state-of-the-art CMOS ICs.
It is being merged successfully with conventional Boolean approaches, such as functional or stuck-at fault testing, to improve the detection of defects and failure mechanisms early in the manufacturing process. As an important part of quality manufacturing, it provides information required for process evaluation metrics and corrective action. When combined with optical and electron beam diagnostic techniques, it is also useful for failure mechanism identification and defect localization [4] . In addition, I,,,,, testing is very effective for design verification and first silicon characterization. reducing time to market.
Fault models were used in the 1970-80 era for generating test patterns and evaluating "test coverage" for ICs. A fault is a hypothesis of improper circuit behavior (logical or electrical failure). A stuck-at-fault (SAF) is usually assumed to describe a node that behaves as if it were permanently stuck at logic 0 or logic I , but [35] . It occurred to him that a CMOS circuit "would use very little power" and that "in standby, it would draw practically nothing, just the leakage current." The first demonstration circuit, a two transistor inverter, consumed just a few nanowatts of standby power. Equivalent bipolar and PMOS gates consumed milliwatts of power even when in standby mode. CMOS shrank the standby power consumption by six orders of magnitude. It was therefore a fact that CMOS circuits with standby power consumption greater than a few nanowatts were "defective."
I,,,y, Testing I,,,,, is the symbol for the quiescent power supply current in MOS circuits. In addition to "standby current" and "leakage current", has been referred to with other terms and symbols. fi,l,o ([s,so) testing measures the current of the V,,, (V,,J power supply in the quiescent logic condition (the stable condition between logic state transitions). Fig. 2 shows the basic principles of I,,,,,, testing. In this figure, a generalized IC has a gate oxide defect in a p-channel transistor of an internal logic gate. When the input to the logic gate changes from a logic 1 to a logic 0, the power supply current (i,,,,) increases to a high value during the logic state transition and then decreases. When i,,,, has stabilized, the lo,,, measurement is made, as indicated by the vertical arrow on the time axis. The magnitude of I,,,,,~ changes from a low value before the logic state change to an-elevated value after it due to the gate oxide short. If the gate oxide short did not exist, I,,,,,, would have returned to the initial low value. For carefully-designed, defect-free ICs. I,,,,,, can be in the 1 to 100 nA range.
In the mid-l970s, some manufacturers, such as Philips in the Netherlands and Sandia National Labs [lo] [36] . Nelson and Boggs found a correlation between elevated I,,,,, and increased propagation delay [37] . ljlos tests were usually performed slowly, using a precision measurement unit or simple custom circuitry. It is important to ensure that the logic is implemented in a manner that maintains the low power dissipation capability of CMOS. This requires that design targets and margins for parameters such as thin and thick oxide threshold voltage be appropriately chosen. If, for example, the thin oxide threshold voltage drops to about 0.5 V or less, the transistor off-state leakage of some technologies may begin to exceed the reverse-biased junction leakage. If the background current increases, it becomes more difficult to detect design and defect problems.
In addition to increased defect and fault coverage, I,,,,,, testing enables rapid identification of many design, layout, and fabrication problems (i.e., processing problems of a nondefect nature, such as excessive lateral diffusion). For some companies, the value of I,,,,,, testing has been proven by quickly identifying design errors during validationiverification testing of the first wafer lot (first silicon). One gate array company uses I,,,,,, testing routinely to identify routing errors that leave logic gate inputs unconnected.
The unconnected, floating inputs cause elevated I,,,,,, that is readily detected with a few test vectors.
IC Fabrication
Difficulties with processes critical to CMOS IC manufacturing, such as good coverage of oxide steps by metallization, have routinely plagued the industry. Intelligent decisions for process improvement require 29.1.3 specific information on defects and failure mechanisms. testing is a very sensitive method for identifying de [ 13-141. As a p a d f a i l production test, I,,,,<, testing provides a better quality metric for physical defects than testing based solely on the unrealistic assumption that all I C abnormalities produce internal stuck-at faults or incorrect logic outputs. For failure analysis, I,,,,,, techniques can provide rapid failure mechanism identification and physical localization. These include the use of I,,,,,, -V testing for common CMOS IC defects and failure mechanisms during manufacturing is relatively well understood. These include gate oxide shorts. interconnect bridges, and interconnect open circuits. The effect of these on logic behavior may be complex and time variant. Physical shorts and their related fault models bring to mind an image of a circuit schematic with two nodes bridged by a low value "ideal" resistor (e.g.> < 50 Q). In reality, shorts in ICs often have resistances greater than 1 kQ or have nonlinear characteristics. Interconnect bridging shorts have been shown to have node to node resistances ranging from several hundred ohms to greater than 20 kn due to the geometry or contact characteristics of the bridging material [29, 50, . Gate oxide shorts commonly exhibit diode behavior due to the polysilicon and substrate silicon doping differences [ 1 1 -12,4 1,60-6 11.
Open circuits may not behave as "ideal" circuit discontinuities. Some interconnect "open" circuits have unstable, high resistances at contact interfaces [I 81 and nonlinear electrical characteristics [20] . Open circuit defects have been observed to cause node voltages that turn on pand n-channel transistor pairs. thus elevating I,,,,,,.
Defects and failure mechanisms often initially cause increased I,,,,,, without logical malfunction (functional failure). It ma; seem costly to reject ICs that have increased quiescent power supply current but are still performing their logic functions. However, it has been demonstrated that the defects and mechanisms responsible for elevated I,,,,,, often greatly reduce reliability [ 12, 45, . Also, high I,,,,u can cause premature failure of battery (power-limited) systems. In addition, there are quality and yield concerns, High can be symptomatic of a significant processing problem that may not be in control. Defects and failure mechanism may worsen in time, resulting in major yield or reliability problems. Ignoring these defects and mechanisms can produce a false sense of security due to inaccurate quality or performance metrics.
IC Test Methods

Most companies adopt individual test approaches since there
is not yet general agreement on an optimal (low defect level) test strategy that can be quantified and accepted by both customer and supplier.
Most companies use some combination or subset of the following tests. These tests apply to CMOS ICs (complementary, static designs) and to ICs with hybrid CMOS circuitry (resistor loads. dynamic logic. etc.); depending upon the particular design.
Parametric tests. These tests range from simple continuity and leakage current measurements to complex timing tests (e.g.. rise fall, prop delay, setup and hold times. etc.). They may be performed with a short functional test during the initial part o f the test program to assure basic circuit operation or may involve extensive and lengthy tests to verifi critical logic path performance.
Boolean tests. These tests use voltage sensing to verify logic functionality and include the following types of tests:
at-speed functional, delay fault, random pattern, SAF, P;j;i,'!H. and f,,,, testing [64] . A functional test uses a large test sequence designed to functionally verify operation at the design frequency (at-speed) or at lower frequencies to provide margin information (e.g., with input and output levels set at 20% and 80% of V,,,,) Most layout dependent bridge defects are easily detected by These defects are insensitive to Boolean tests unless the resistance is low (e.g., below about 1 kQ). They may also be insensitive -tests with patterns covering all likely bridges.
29.1.5
to Boolean delay testing if the bridge resistance exceeds about 100 Q. Type-2 defects require identification of only those nodes having a reasonable likelihood of bridging. Otherwise, for n nodes, the possible number of node to node bridges would be (n2 -n)/2, a very large number. VLSI circuits are too large for possible bridge nodes to be identified manually so software, such as VLASIC [69] or CARAFE [70] , must be used.
Others have used a capacitance extractor to identify potential bridges in the same interconnection layer [66] . Open Type-6 Delay Defect Class. This defect class includes the delay effect caused by slow charge transfer across small discontinuities, such as metal electromigration or stress voids. These small defects can transfer charge primarily by tunneling rather than capacitive coupling [20] properties using a voltage controlled transistor to vary a 6ridge resistance on a test chip [74] . They found that the relative increase in the propagation delay due to the resistance could be small and difficult to detect with Boolean delay testing. prevail. The nature and stability of the defects must be considered because the behavior of some defects, such as gate oxide shorts, can change with time. This i s a factor for the selection of the Z,l/,l limit because the impact of any particular defect may go beyond simply the magnitude of current it causes.
Ill
Decisions about targeting the test approach for defect categories (bridge, open, and parametric delay) and classes within these categories are best made with as much knowledge as possible about the entire IC manufacturing process and about customer requirements. The development of the capability to grade defect coverage by defect class is the first step. Improving CMOS IC quality and reliability through improved design and test methods clearly presents many opportunities for research and technical advances.
